

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	47583	(determin\$3 or check\$3 or find\$3 or identify\$3 or find\$3 or evaluat\$3) with (burst or (number near2 (pulse or signal)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:12
L2	28320	"711"/\$.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:02
L3	788	1 and 2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:02
L4	306874	(mask\$3 or remov\$3 or filter\$3 or eras\$3) with (ring\$3 or glitch\$3 or noise)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:05
L5	15	3 and 4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:05
L6	0	(determin\$3 or check\$3 or find\$3 or identify\$3 or find\$3 or evaluat\$3) with (burst near2 lenth)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:12
L7	151	(determin\$3 or check\$3 or find\$3 or identify\$3 or find\$3 or evaluat\$3) with (burst near2 (lenth or count))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 13:12
L8	12	2 and 7	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:17

L9	4713	1 and 4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:18
L10	23998	"713"/\$.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:21
L11	30	9 and 10	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 12:23
L12	5063	((double adj data adj rate) or DDR) with SDRAM	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 12:25
L13	332	4 and 12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 12:30
L14	75457	"365"/\$.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 12:31
L15	29	13 and 14	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 12:49
L16	18	2 and 13	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 13:11

L17	219	burst near2 end near2 time	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 13:11
L18	3	12 and 17	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 13:11
L19	366	(determin\$3 or check\$3 or find\$3 or identify\$3 or find\$3 or evaluat\$3) with (burst near2 end)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 13:13
L20	7	12 and 19	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/05 13:13
S1	2	"20050015560"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 12:49
S2	143	bae-sung\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 12:50
S3	3	S2 and DDR	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 11:57
S4	19335	("double data rate" or DDR)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:02

S5	4450	("double data rate" or DDR) near2 SDRAM	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:01
S6	2701	("double data rate" or DDR) near2 memory	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:02
S7	6355	("double data rate" or DDR) near2 (memory or sram or ram or dram or idram)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:06
S8	389	((input adj strobe) or DQS) near5 (latch or flip\$1flop or register)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:07
S9	37940	((input near2 data) or DQ) near5 (latch or flip\$1flop or register)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:06
S10	1017	((input near2 strobe) or DQS) near5 (latch or flip\$1flop or register)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:07
S11	559	S9 and S10	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:07
S12	16538	mask\$3 with (ring\$4 or glitch\$3 or noise)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:02

S13	9	S11 and S12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 14:50
S14	6	S7 and S13	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:51
S15	309	moon-w\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:53
S16	0	S12 and S15	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:52
S17	0	S7 and S15	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:52
S18	1258	moon-h\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:53
S19	2	S12 and S18	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:54
S20	1	S7 and S18	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 13:54

S21	47	S7 and S12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 14:51
S22	148746	(mask\$3 or filter\$3) with (ring\$4 or glitch\$3 or noise)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:04
S23	157	S7 and S11	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:04
S24	6	S22 and S23	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:05
S25	284	S7 and S22	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:06
S26	6	S10 and S25	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:06
S27	329	(("double data rate" or DDR) near2 (memory or sdram or ram or dram or Idram)).ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:09
S28	21	S10 and S27	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/13 15:10

S29	2	"20050015560"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 07:53
S30	1	"2003-48228"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 07:55
S31	0	"KR 2003-48228"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 07:55
S32	0	"KR2003-48228"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/05 07:55


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

**Search Results****BROWSE****SEARCH****IEEE XPLORE GUIDE**

Results for "(((double data rate) &lt;or&gt; (ddr sdram))&lt;in&gt;metadata)"

Your search matched 80 of 1310010 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.**» Search Options**[View Session History](#)[New Search](#)**Modify Search**

(((double data rate) &lt;or&gt; (ddr sdram))&lt;in&gt;metadata)

[Search](#) Check to search only within this results setDisplay Format:  Citation  Citation & Abstract**» Key****IEEE JNL** IEEE Journal or Magazine[view selected items](#)[Select All](#)[Deselect All](#)View: 1-25 | [26-40](#)**IEE JNL** IEE Journal or Magazine

- 1. **400-MHz random column operating SDRAM techniques with self-skew compensation**  
Hamamoto, T.; Tsukude, M.; Arimoto, K.; Konishi, Y.; Miyamoto, T.; Ozaki, H.; *Solid-State Circuits, IEEE Journal of*  
Volume 33, Issue 5, May 1998 Page(s):770 - 778  
Digital Object Identifier 10.1109/4.668992

**IEEE CNF** IEEE Conference Proceeding[AbstractPlus](#) | [References](#) | Full Text: [PDF\(300 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)**IEE CNF** IEE Conference Proceeding**IEEE STD** IEEE Standard

- 2. **A 0.18- $\mu$ m 256-Mb DDR-SDRAM with low-cost post-mold tuning method for double data rate**  
Kuge, S.; Kato, T.; Furutani, K.; Kikuda, S.; Mitsui, K.; Hamamoto, T.; Setogawa, K.; Komiya, Y.; Kawasaki, S.; Kono, T.; Amano, T.; Kubo, T.; Haraguchi, M.; Nakanishi, A.; Akiyama, M.; Konishi, Y.; Ozaki, H.; Yoshihara, T.; *Solid-State Circuits, IEEE Journal of*  
Volume 35, Issue 11, Nov. 2000 Page(s):1680 - 1689  
Digital Object Identifier 10.1109/4.881215

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(264 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)

- 3. **Digital delay locked loop with open-loop digital duty cycle corrector for 1.5 Gb/s double data rate SDRAM**  
Chunseok Jeong; Changsik Yoo; Jae-Jin Lee; Joongsik Kih; *Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th*  
21-23 Sept. 2004 Page(s):379 - 382  
Digital Object Identifier 10.1109/ESSCIR.2004.1356697

[AbstractPlus](#) | Full Text: [PDF\(352 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

- 4. **A 390 mm<sup>2</sup> 16-bank 1 Gb DDR SDRAM with hybrid bitline architecture**  
Kirihata, T.; Mueller, G.; Ji, B.; Frankowsky, G.; Ross, J.; Terletzki, H.; Netis, D.; Hanson, D.; Daniel, G.; Hsu, L.; Storaska, D.; Reith, A.; Hug, M.; Guay, K.; Selvadurai, P.; Poehmueller, P.; Hoenigschmid, H.; Wordeman, M.; *Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 International*  
15-17 Feb. 1999 Page(s):422 - 423  
Digital Object Identifier 10.1109/ISSCC.1999.759336

[AbstractPlus](#) | Full Text: [PDF\(224 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

- 5. Double data rate SYNCHRONOUS DRAMs in high performance application  
Cosoroaba, A.B.;  
WESCON/97\_ Conference Proceedings  
4-6 Nov. 1997 Page(s):387 - 391  
Digital Object Identifier 10.1109/WESCON.1997.632366  
[AbstractPlus](#) | Full Text: [PDF\(296 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 6. A 1.6-Gb/s/pin double data rate SDRAM with wave-pipelined CAS latency  
Sang-Bo Lee; Seong-Jin Jang; Jin-Seok Kwak; Sang-Jun Hwang; Young-Hyun Chil-Gee Lee;  
Solid-State Circuits, IEEE Journal of  
Volume 40, Issue 1, Jan. 2005 Page(s):223 - 232  
Digital Object Identifier 10.1109/JSSC.2004.837983  
[AbstractPlus](#) | Full Text: [PDF\(1496 KB\)](#) IEEE JNL  
[Rights and Permissions](#)
- 7. A 2.5 V 333 Mb/s/pin 1 Gb double data rate SDRAM  
Hongil Yoon; Gi Won Cha; Chang Sik Yoo; Nam Jong Kim; Keum Yong Kim; C Kyu Nam Lim; Kyu Chan Lee; Jun Young Jeon; Tae Sung Jung; Hong Sik Jeon; Ki Nam Kim; Soo In Cho;  
Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 International  
15-17 Feb. 1999 Page(s):412 - 413  
Digital Object Identifier 10.1109/ISSCC.1999.759327  
[AbstractPlus](#) | Full Text: [PDF\(248 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 8. A 250 Mb/s 1 Gb double data rate SDRAM with a bi-directional delay and a shared redundancy scheme  
Takai, Y.; Fujita, M.; Nagata, K.; Isa, S.; Nakazawa, S.; Hirobe, A.; Ohkubo, H.; Horiba, S.; Fukase, T.; Takaishi, Y.; Matsuo, M.; Komuro, M.; Uchida, T.; Sako Uchiyama, S.; Takada, Y.; Sekine, J.; Nakanishi, N.; Okawa, T.; Igeta, M.; Tar Miyamoto, H.; Hashimoto, T.; Yamaguchi, H.; Koyama, K.; Kobayashi, Y.; Oku  
Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 International  
15-17 Feb. 1999 Page(s):418 - 419  
Digital Object Identifier 10.1109/ISSCC.1999.759333  
[AbstractPlus](#) | Full Text: [PDF\(256 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 9. A 390-mm<sup>2</sup>, 16-bank, 1-Gb DDR SDRAM with hybrid bitline architecture  
Kirihata, T.; Mueller, G.; Ji, B.; Frankowsky, G.; Ross, J.M.; Terletzki, H.; Netis, Weinfurter, O.; Hanson, D.R.; Daniel, G.; Hsu, L.L.-C.; Sotarska, D.W.; Reith, Guay, K.P.; Selz, M.; Poechmueller, P.; Hoenigschmid, H.; Wordeman, M.R.;  
Solid-State Circuits, IEEE Journal of  
Volume 34, Issue 11, Nov. 1999 Page(s):1580 - 1588  
Digital Object Identifier 10.1109/4.799866  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(628 KB\)](#) IEEE JNL  
[Rights and Permissions](#)
- 10. A 2.5-V, 333-Mb/s/pin, 1-Gbit, double-data-rate synchronous DRAM  
Hongil Yoon; Gi-Won Cha; Changsik Yoo; Nam-Jong Kim; Keum-Yong Kim; C Kyu-Nam Lim; Kyuchan Lee; Jun-Young Jeon; Tae Sung Jung; Hongsik Jeong Chung; Kinam Kim; Soo In Cho;  
Solid-State Circuits, IEEE Journal of  
Volume 34, Issue 11, Nov. 1999 Page(s):1589 - 1599  
Digital Object Identifier 10.1109/4.799867  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(688 KB\)](#) IEEE JNL  
[Rights and Permissions](#)

- 11. Bandwidth reduction for video processing in consumer systems**  
Jaspers, E.G.T.; de With, P.H.N.;  
Consumer Electronics, IEEE Transactions on  
Volume 47, Issue 4, Nov. 2001 Page(s):885 - 894  
Digital Object Identifier 10.1109/30.982804  
[AbstractPlus](#) | [Full Text: PDF\(1195 KB\)](#) | [IEEE JNL Rights and Permissions](#)
  
- 12. A 667-Mb/s operating digital DLL architecture for 512-Mb DDR SDRAM**  
Hamamoto, T.; Furutani, K.; Kubo, T.; Kawasaki, S.; Iga, H.; Kono, T.; Konishi, T.;  
Solid-State Circuits, IEEE Journal of  
Volume 39, Issue 1, Jan. 2004 Page(s):194 - 206  
Digital Object Identifier 10.1109/JSSC.2003.820851  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(1288 KB\)](#) | [IEEE JNL Rights and Permissions](#)
  
- 13. A Source-Synchronous Double-Data-Rate Parallel Optical Transceiver IC**  
Ping Gui; Kiamilev, F.E.; Xiaoqing Wang; MacFadden, M.J.; Xingle Wang; Wai M.W.; Kuznia, C.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  
Volume 13, Issue 7, July 2005 Page(s):833 - 842  
Digital Object Identifier 10.1109/TVLSI.2005.850101  
[AbstractPlus](#) | [Full Text: PDF\(1968 KB\)](#) | [IEEE JNL Rights and Permissions](#)
  
- 14. A 500 Mb/s/pin quadruple data rate SDRAM interface using a skew canceller**  
Jeongpyo Kim; Sung-Ho Wan; Joonsuk Lee; Hyoung Sik Nam; Young Gon Kir Shim; Hyung Ki Ahn; Seok Kang; Kyung Nam Park; Bong Hwa Jeong; Jin Hon Kim;  
Solid-State Circuits Conference, 2000. Digest of Technical Papers, ISSCC. 2000 International  
7-9 Feb. 2000 Page(s):404 - 405  
Digital Object Identifier 10.1109/ISSCC.2000.839835  
[AbstractPlus](#) | [Full Text: PDF\(233 KB\)](#) | [IEEE CNF Rights and Permissions](#)
  
- 15. A 64-Mbit, 640-MByte/s bidirectional data strobed, double-data-rate SDR/DLL for a 256-MByte memory system**  
Kim, C.H.; Lee, J.H.; Lee, J.B.; Kim, B.S.; Park, C.S.; Lee, S.B.; Lee, S.Y.; Park, J.G.; Nam, H.S.; Kim, D.Y.; Lee, D.Y.; Jung, T.S.; Yoon, H.; Cho, S.I.;  
Solid-State Circuits, IEEE Journal of  
Volume 33, Issue 11, Nov. 1998 Page(s):1703 - 1710  
Digital Object Identifier 10.1109/4.726563  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(244 KB\)](#) | [IEEE JNL Rights and Permissions](#)
  
- 16. A register-controlled symmetrical DLL for double-data-rate DRAM**  
Feng Lin; Miller, J.; Schoenfeld, A.; Ma, M.; Baker, R.J.;  
Solid-State Circuits, IEEE Journal of  
Volume 34, Issue 4, April 1999 Page(s):565 - 568  
Digital Object Identifier 10.1109/4.753691  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(72 KB\)](#) | [IEEE JNL Rights and Permissions](#)
  
- 17. A 250-Mb/s/pin, 1-Gb double-data-rate SDRAM with a bidirectional delay-shared redundancy scheme**  
Takai, Y.; Fujita, M.; Nagata, K.; Isa, S.; Nakazawa, S.; Hirobe, A.; Ohkubo, H.

Horiba, S.; Fukase, T.; Takaishi, Y.; Matsuo, M.; Komuro, M.; Uchida, T.; Sako Uchiyama, S.; Takada, Y.; Sekine, J.; Nakanishi, N.; Oikawa, T.; Igeta, M.; Tar Miyamoto, H.; Hashimoto, T.; Yamaguchi, H.; Koyama, K.; Kobayashi, Y.; Oku [Solid-State Circuits, IEEE Journal of](#)

Volume 35, Issue 2, Feb. 2000 Page(s):149 - 162

Digital Object Identifier 10.1109/4.823441

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(340 KB\)](#) IEEE JNL  
[Rights and Permissions](#)

18. A comparative performance analysis of a DDR-SDRAM, a D-RDRAM, and using a POPeye simulator

Kangmin Lee; Chi Weon Yoon; Ramchan Woo; Jeong-Hun Kook; Ja-II Koo; Ta Ho-Jun Yoo; [Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on](#) Volume 5, 6-9 May 2001 Page(s):81 - 84 vol. 5

Digital Object Identifier 10.1109/ISCAS.2001.921990

[AbstractPlus](#) | Full Text: [PDF\(476 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

19. A 4 Gb DDR SDRAM with gain-controlled pre-sensing and reference bitline schemes in the twisted open bitline architecture

Hongil Yoon; Jae Yoon Sim; Hyun Suk Lee; Kyu Nam Lim; Jae Young Lee; Na Keum Yong Kim; Sang Man Byun; Won Suk Yang; Chang Hyun Choi; Hong Si Hwan Yoo; Dong Il Seo; Kinam Kim; Byung Il Ryu; Chang Gyu Hwang; [Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 International](#)

5-7 Feb. 2001 Page(s):378 - 379, 467

Digital Object Identifier 10.1109/ISSCC.2001.912681

[AbstractPlus](#) | Full Text: [PDF\(196 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

20. A delay-locked loop and 90-degree phase shifter for 100 Mbps double data rate SRAM

Yoshimura, T.; Nakase, Y.; Watanabe, N.; Morooka, Y.; Matsuda, Y.; Kumano, H.; [VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on](#)

11-13 June 1998 Page(s):66 - 67

Digital Object Identifier 10.1109/VLSIC.1998.688006

[AbstractPlus](#) | Full Text: [PDF\(228 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

21. A 833 Mb/s 2.5 V 4 Mb double data rate SRAM

Park, H.-C.; Yang, S.-K.; Jung, M.-C.; Kang, T.-G.; Kim, S.-C.; Sohn, K.-M.; Baek, S.; Kim, K.-H.; Sohn, B.-S.; Kim, H.-S.; Byun, H.-G.; Shin, Y.-S.; Lim, H.-K.; [Solid-State Circuits Conference, 1998. Digest of Technical Papers. 45th ISSCC International](#)

5-7 Feb. 1998 Page(s):356 - 357, 464

Digital Object Identifier 10.1109/ISSCC.1998.672524

[AbstractPlus](#) | Full Text: [PDF\(1116 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

22. A 1.2 Gb/s/pin double data rate SDRAM with on-die termination

Ho Young Song; Seong Jin Jang; Jin Seok Kwak; Cheol Su Kim; Chang Man Jeong; Yun Sik Park; Min Sang Park; Kyoung Su Byun; Woo Jin Lee; Young C. Hwa Shin; Young Uk Jang; Seok Won Hwang; Young Hyun Jun; Soo In Cho; [Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 International](#)


2003 Page(s):314 - 496 vol.1

Digital Object Identifier 10.1109/ISSCC.2003.1234314

[AbstractPlus](#) | Full Text: [PDF\(377 KB\)](#) | [Multimedia](#) IEEE CNF  
[Rights and Permissions](#)

- 23. A low cost high performance register-controlled digital DLL for 1 Gbps/s SDRAM**  
Jong-Tae Kwak; Chang-Ki Kwon; Kwan-Weon Kim; Seong-Hoon Lee; Joong-Sik Kim  
VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on  
12-14 June 2003 Page(s):283 - 284  
[AbstractPlus](#) | Full Text: [PDF\(280 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)
- 24. Frequency domain topology optimization methodology for a double data Mbps synchronous DRAM data Interface**  
Woong Hwan Ryu; Fahmy, H.;  
Electrical Performance of Electronic Packaging, 2002  
21-23 Oct. 2002 Page(s):27 - 30  
Digital Object Identifier 10.1109/EPEP.2002.1057876  
[AbstractPlus](#) | Full Text: [PDF\(410 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)
- 25. 2 metal layer tape package for improving the performance of high speed**  
Tae-Sub Chang; Dong-Ho Lee; Jung-Jin Kim; Mee-Hyun Ahn;  
Electronic Components and Technology Conference, 2001. Proceedings., 51st  
29 May-1 June 2001 Page(s):772 - 776  
Digital Object Identifier 10.1109/ECTC.2001.927866  
[AbstractPlus](#) | Full Text: [PDF\(164 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

[View: 1-25 | 26-40](#)



[Help](#) [Contact Us](#) [Privacy & Terms](#)

© Copyright 2006 IEEE -